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Abstract—In this paper, a recently reported single-phase recti-
fier with two outputs (RECTO) is improved to reduce the neutral
inductor and the grid inductor, by moving the neutral inductor
away from the path of the grid current. The neutral inductor does
not carry the grid current any more so the current stress of the
neutral inductor can be significantly reduced, and the size of the
inductor becomes much smaller. In theory, the current stress can
be reduced by at least three times and the size of the inductor can be
reduced by nine times. At the same time, the grid inductor can be
reduced to achieve the same level of grid-current switching ripples
because of the changed operation modes and modulation strategy.
Together, the reduced neutral and grid inductors help improve the
system power density. It is worth noting that the voltage and cur-
rent stresses of the switches and the other features of the RECTO,
e.g., two dc outputs and unity power factor, are not affected. Com-
parative experimental results are presented to demonstrate the
reduction. If the two load currents are the same then the neutral
inductor is only required to handle the switching ripples. This im-
proved RECTO is particularly suitable for applications with two
balanced loads without increasing the cost much.
Index Terms—Current stress, grid inductor, neutral inductor,
power density, single-phase rectifier with two outputs, switching
ripple.
I. INTRODUCTION
TO DATE , single-phase rectifiers have been widely used inac and dc microgrids [1], [2]. During the last few years,
the increasingly growing problems caused by burning fossil fu-
els have considerably advanced the development of microgrids
and also the single-phase rectifiers [1], [3]–[5], which play an
important role in microgrids. The generic function of rectifiers
is to convert ac voltages to dc voltages and also to control the
power exchanged between the ac and dc sides. One applica-
tion for such rectifiers is to provide two independent dc outputs
from one ac input. For example, many electronic systems need
positive and negative dc power suppliers at the same time [6].
As a popular solution, half-bridge rectifiers are very attractive
because they can provide two dc voltage outputs at relatively
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low costs [7]. However, the performance of half-bridge recti-
fiers could be degraded because of two main drawbacks. One
is the limited range of the two dc outputs, which are dependent
on each other and also on system parameters, such as loads,
capacitors and the source voltage [7]. This can be partly solved
through injecting dc currents [8] or adding auxiliary circuits
[9]–[11] at the ac or dc sides. However, these solutions suffer
from high dc bias in the grid current, low input power factor
and/or limited voltage regulation range determined by the ratio
of the dual loads. Another drawback is that bulky dc capacitors
are often inevitable in half-bridge rectifiers, which are used to
level and smooth the voltage ripples caused by charging and
discharging the capacitors to provide the grid current. However,
this could lead to significantly reduced power density, which is
unacceptable for volume-critical and/or weight-critical systems
like electrical vehicles and aircraft power systems [12]–[15].
As reported in [6] and [16], the single-phase rectifier with
two outputs (in short, RECTO, for simplicity) shown in Fig. 2,
which is formed by adding an independently controlled neutral
leg [1], [17], [18] into conventional half-bridge rectifiers, was
proposed to overcome the two aforementioned drawbacks. A
typical application of RECTO is shown in Fig. 1, which can
provide two separate voltage outputs with the presence of a
neutral line so that it is possible to power loads at three different
voltage levels [11]. It is worth highlighting that the RECTO has
two independent outputs so it does allow a single load to be
operated. Hence, the applications cover both single and double
loads. Thanks to the independently controlled neutral leg, the
two dc voltage outputs become independent from each other
and also robust against parameter variations in loads and ca-
pacitors. Moreover, the dc capacitors required are significantly
reduced because the grid current is diverted away from the split
capacitors and flows through the neutral leg.
Apart from the four switches and the two dc capacitors, there
are another two components in the conventional RECTO, i.e.,
the grid inductor Lg and the neutral inductor LN , as shown in
Fig. 2. The inductor Lg is connected to the grid, which should
be large enough to limit the switching ripples of the grid current
for power quality [19], [20]. On the other hand, the inductor LN
is used for the control of the two independent voltage outputs.
The current flowing through the neutral inductor LN is the sum
of the grid current and the current difference of the dual loads,
which can be high. Hence, the size of this inductor can be very
large, leading to low power density.
In this paper, the grid and neutral inductors are reduced by
proposing an improved RECTO to reduce the current stress of
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Fig. 1. Typical application of the RECTO.
Fig. 2. RECTO presented in [6].
the neutral inductor LN and the switching ripples of the grid cur-
rent. In the improved RECTO, the neutral inductor LN is moved
away from the path of the grid current so LN only carries the
current difference of the dual loads, without the grid current.
Since the maximum value of the current difference is often
much smaller than that of the grid current, the current stress
of the neutral inductor can be significantly reduced. Accord-
ingly, the size of the inductor becomes much smaller. Theoret-
ically, the current stress can be reduced by at least three times
and the inductor size by at least nine times. It is worth highlight-
ing that the reduction can be always achieved, which does not
depend on a specific system design and/or system parameters.
In order to further demonstrate the reduction, a numerical ex-
ample, together with experimental validation, are presented. It
is found that, in the given example system, the current stress is
reduced by about 25 times. The reduction of current stress can
be different if system parameters are changed but at least three
times can be always achieved. The operation modes and mod-
ulation strategy of the improved RECTO are changed, which
help reduce the minimum inductance of the grid inductor Lg for
the same switching ripple. As a result, the system power density
is further improved. Additionally, the voltage, current stress of
switches, and the other functions of the conventional RECTO,
e.g., two dc outputs and the unity power factor, are not affected.
It is worth mentioning that the leakage current of the proposed
RECTO becomes higher compared to that of the conventional
RECTO because of the neutral inductor. Instead of being di-
rectly connected together, the neutral line is now connected to
the midpoint of the dc side through the neutral inductor, which
is similar to that in conventional full-bridge rectifiers. In this
case, the proposed RECTO is more suitable for applications,
where the common-mode electromagnetic interference (EMI)
is not an important issue or effective methods have been applied
to suppress the EMI.
Compared to [21], the new contributions in this paper mainly
include the following:
1) the reduction of the neutral inductor current is systemati-
cally analyzed through theoretical and experimental com-
parison;
2) it is revealed and experimentally verified that the improved
RECTO is also able to reduce the switching ripple in the
grid current while the same grid inductor is used;
3) the pulse width modulation (PWM) strategy and operation
principles of the improved RECTO are given;
4) a detailed comparison is made on the neutral inductors,
grid inductors, and power semiconductor switches be-
tween the conventional and improved RECTO.
The rest of this paper is organized as follows. In
Section II, the derivation of the improved RECTO is given. After
that, the operation principles, models and modulation strategy
of the improved RECTO are discussed in Section III. Then,
Section IV is devoted to the control design of the improved
RECTO. In order to clearly show the improvement, a compari-
son is made between the conventional and improved RECTO in
Section V. Finally, experimental results are given in Section VI
with conclusions made in Section VII.
II. IMPROVED RECTO
Same as the conventional RECTO proposed in [6] and [16],
the improved RECTO also has two legs, i.e., the rectification
leg and the neutral leg. Instead of connecting the neutral line
N to the midpoint of the split capacitors, as shown in Fig. 2,
the neutral line N in the improved RECTO is connected to the
midpoint of the two switches in the neutral leg, as shown in
Fig. 3. The rectification leg consists of switches Q1 and Q2 and
the inductor Lg , whereas the neutral leg consists of switches
Q3 and Q4 , the inductor LN and the split capacitors C+ and
C−. The input of the rectifier is the grid voltage vg and the
outputs are two dc voltages V+ and V−. Three loads R, R+ , and
R− can be operated at the same time. Since the two dc outputs
are independent from each other, there are no restrictions on the
ratio among the loads, which means the loads can be the same or
different, as the conventional RECTO proposed in [6] and [16].
The two legs are still operated independently from each other.
The rectification leg is operated as a single-phase half-bridge
rectifier with Q1 and Q2 operated in a complementary manner
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Fig. 3. Proposed improved RECTO.
TABLE I
OPERATION MODES
Mode Q 1 Q 2 Q 3 Q 4 vA N
1 0 1 0 1 0
2 1 0 0 1 VDC
3 1 0 1 0 0
4 0 1 1 0 −VDC
to track the reference grid current, which is often set to be in
phase with the grid voltage to achieve the unity power factor.
The neutral leg is operated as a dc/dc converter to control the
two dc outputs and to provide the return path of the grid current.
Although only the neutral line is slightly moved, it helps
reduce the switching ripple of the grid current and also divert the
grid current away from the neutral inductor LN . As a result, the
current stress of the inductor LN can be significantly reduced.
The maximum current carried by LN can be reduced by at
least three times; see Section V for detailed analysis with a
numerical example. Importantly, all the main functions of the
conventional RECTO are not affected so the grid current can
be well controlled and the two dc outputs are still independent
from each other.
III. CIRCUIT ANALYSIS
A. Operation Modes
According to the ON and OFF states of the four switches, there
are four different operation modes, as summarized in Table I
and shown in Fig. 4, where the solid lines indicate the paths that
carry currents and the dashed lines indicate the paths that do
not carry currents. In Mode 1 and Mode 3, the voltage between
points A and N , i.e., vAN , is 0. On the other hand, the voltage
vAN is VDC and −VDC in Mode 2 and Mode 4, respectively. It
should be mentioned that currents can flow through either the
diodes or the transistors of switches. For example, in Mode 1,
the positive half cycle of the grid current flows through the
transistor of switch Q2 and the diode of the switch Q4 , whereas
the negative half cycle of the grid current flows through the
transistor of switch Q4 and the diode of switch Q2 .
B. Average Circuit Model
Assume the grid voltage is
vg = Vg sinωt. (1)
The grid current with the unity power factor can be given as
ig = Ig sinωt (2)
where Vg , Ig , and ω are the peak value of the grid volt-
age, peak value of the grid current, and the angular line fre-
quency, respectively. Following the procedures mentioned in
[2], [6], and [7], the average circuit model of the improved
RECTO can be built, as shown in Fig. 5. Switches Q1 and
Q3 are replaced by current sources, whereas switches Q2 and
Q4 are replaced by voltage sources. In the average circuit
model, d1 , d2 , d3 , and d4 are the duty cycles of the switches
Q1 , Q2 , Q3 , and Q4 , respectively. Note that d1 + d2 = 1 and
d3 + d4 = 1 because the two switches of each leg are operated
complementarily.
According to the average circuit model, the equivalent circuit
of the improved RECTO in voltage sources are shown in Fig. 6.
Since the voltages across the inductors Lg and LN are much
lower than the voltages V+ , V−, and VDC, these voltages are
neglected in order to simplify the analysis. As a result
− VDCd1 + Vg sinωt + V− = 0 (3)
−VDCd2 + V+ − Vg sinωt = 0 (4)
VDCd3 = V− (5)
VDCd4 = V+ (6)
according to Kirchhoff’s voltage law, which means
d1 =
V−
VDC
+
Vg
VDC
sinωt (7)
d2 =
V+
VDC
− Vg
VDC
sinωt (8)
d3 =
V−
VDC
(9)
d4 =
V+
VDC
. (10)
In the improved RECTO, the voltages V+ , V−, and VDC are used
to supply dc loads so they are expected to be dc with low ripples.
In order to satisfy d1 > 0 and d2 > 0
V− > Vg (11)
V+ > Vg (12)
and
VDC = V+ + V− > 2Vg . (13)
The conditions (11), (12), and (13) are the basic principles to
operate the improved RECTO.
However, according to (7)–(10), there are no restrictions on
the relationship between V+ and V−. As a result, V+ can be
higher, equal, or lower than V− without any restrictions, which
means that they are fully independent from each other.
C. Modulation Strategy
The circuit waveforms of the improved RECTO are shown
in Fig. 7(a)–(e). The voltage vAN of the conventional RECTO
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Fig. 4. Operation modes of the improved RECTO: (a) Mode 1 (vAN = vAB = 0); (b) Mode 2 (vAN = vAB = VDC); (c) Mode 3 (vAN = vAB = 0); and
(d) Mode 4 (vAN = vAB = −VDC).
Fig. 5. Average circuit model of the improved RECTO.
Fig. 6. Equivalent circuit of the improved RECTO in voltage sources.
is shown in Fig. 7(f) for comparison. Switches Q1 and Q2 are
operated according to the duty cycle d1 and switches Q3 and
Q4 are operated according to the duty cycle d3 . According to
(7) and (9), the dc components in d1 and d3 are the same. The
only difference is that there is a fundamental ac component in
d1 . Hence, d1 is always higher than d3 in the positive half cycle
of d1 and always lower than d3 in the negative half cycle of d1 .
As a result, the ON time of switch Q1 is always longer than that
of switch Q3 in the positive half cycle. On the other hand, theON
time of Switch Q3 is always longer than that of Switch Q1 in the
negative half cycle. Hence, Mode 4 and Mode 2 do not appear
in the positive and negative half cycles, respectively. During
the positive half cycle, the circuit operates in the sequence of
“Mode 1, Mode 2, Mode 3, and Mode 2,” and the voltage vAN
rotates in the sequence of “0, VDC, 0 and VDC.” Accordingly, the
grid current ig is increased when vAN = 0 and decreased when
vAN = VDC, as shown in Fig. 7(d). During the negative half
cycle, the circuit operates in the sequence of “Mode 4, Mode 1,
Mode 4, and Mode 3,” and the voltage vAN accordingly rotates
in the sequence of “−VDC, 0, −VDC, and 0”. The resulting grid
current is decreased and increased when vAN = 0 and vAN =
−VDC, respectively. Clearly, the states with vAN = −VDC and
vAN = VDC do not exist in the positive and negative half cycles,
respectively, and the voltage vAN in the improved RECTO is
unipolar, which helps reduce the switching ripples of the grid
current. Note that the same triangle signal is used to generate
the gate signals according to d1 and d3 .
For the conventional RECTO shown in Fig. 2, it is operated
as a half-bridge rectifier plus a dc–dc converter. In this case, the
voltage vAN changes between V+ and −V− according to the ON
and OFFstates of switches Q1 and Q2 , which is not affected by
switches Q3 and Q4 . As shown in Fig. 7(f), vAN = V+ when
switch Q1 is ON and vAN = −V− when switches Q2 is ON. As
a result, the vAN in the conventional RECTO is bipolar.
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Fig. 7. Operation of the improved and conventional RECTO: (a) carrier, duty
cycles d1 and d3 ; (b) drive signals of switches Q1 , Q2 , Q3 , and Q4 ; (c)
voltage across the inductor LN , denoted as vL N , in the improved RECTO;(d) grid current ig in the improved RECTO; (e) voltage vAN in the improved
RECTO; and (f) voltage vAN in the conventional RECTO.
On average, the generated vAN is same for the two RECTO
for the same duty cycles. In this case, the average grid current at
the fundamental frequency and the dc output voltages are same
for both RECTO. However, the obviously different switching
operation modes of the two RECTO result in reduced switching
ripples of the grid current in the improved RECTO. This will be
discussed in detail in Section V.
IV. CONTROL DESIGN
In the improved RECTO, there are four controlled variables,
i.e., the grid current ig , dc voltages V+ and V−, and the current
iC . The rectification leg is mainly responsible for controlling
the grid current ig and maintaining the dc bus voltage VDC, i.e.,
the sum of V+ and V−; the neutral leg is mainly responsible for
splitting the sum VDC and also minimizing the current iC , which
diverts the fundamental current away from inductor LN .
A. Control of the Rectification Leg
In order to control the dc bus voltage VDC, the two dc voltages
V+ and V− are measured and added together to form VDC, before
passing through the low-pass filter (LPF)
H(s) =
1− e−T s/2
Ts/2
(14)
where T is the fundamental period of the grid voltage, to filter
out low-frequency and switching-frequency ripples so that the
grid current reference is clean without noticeable harmonics. As
shown in Fig. 8, a proportional-integral (PI) controller is used
here to maintain the dc bus voltage, whose reference is set as
V ∗DC = V
∗
+ + V
∗
− . Due to the power balance between the ac and
dc sides of the converter, the output of the voltage PI controller
is used as the peak value of the grid current reference. At the
same time, the phase information of the grid voltage is extracted
by a phase-locked loop [22] to make sure that the grid current is
in phase with the grid voltage to achieve the unity power factor.
In order to track the generated grid current reference, the
left work is to design a current controller. Many current con-
trollers are available, such as hysteresis controllers [23] with a
variable switching frequency, proportional-resonant controllers,
and repetitive controllers [24] with a fixed switching frequency,
can be used. Because of the excellent performance on handling
harmonics, the repetitive controller shown in Fig. 8 is used,
which is constructed based on a proportional controller Krr and
an internal model given by
C(s) =
Krr
1− ωis+ωi e−τd s
(15)
where Krr and τd can be designed according to the analysis
mentioned in [1] and [24] as
τd = τ − 1
ωi
= 0.0196 s (16)
Krr = ωiLg (17)
with ωi = 2550 and τ = 0.02 s when the system fundamental
frequency is 50 Hz. In practice, the gain Krr can be first set at
ωiLg and then tuned by trial and error.
B. Control of the Neutral Leg
For the neutral leg, the main task is to split the voltage VDC,
i.e., to control one of the voltages V+ and V−. Here, controlling
V+ is taken as an example. As shown in Fig. 8, the voltage V+
is measured as a feedback signal and a PI controller is then used
to minimize the error between the V+ and its reference V ∗+ .
As mentioned before, another objective of the neutral leg is
to divert the fundamental component away from the current iL
so that the current stress of the inductor LN can be minimized
and the voltage ripples in V+ and V− can be reduced. According
to the average circuit model shown in Fig. 5
iL = −iC + I− − I+ . (18)
Since I+ and I− are dc currents, the diversion of the fundamental
component in iL can be achieved by controlling either iL itself
or iC . Due to the fact that the maximum value of the iL is not
less than iC , the current iC is controlled here so that the current
stress on the current sensor can be minimized, which also helps
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Fig. 8. Controller for the improved RECTO.
reduce system cost in practice. Again, the repetitive current
controller used for the rectification leg is adopted to control iC
to be around 0. Hence, all the fundamental current flow through
the neutral leg instead of the split capacitors.
The output of the PI controller and the repetitive controller
are added together to form the duty cycle d4 . The voltage PI
controller is designed to regulate the dc component, whereas
the repetitive current controller is designed to deal with the ac
fundamental component so that the two loops are decoupled in
the frequency domain. In this case, the stability of each loop can
be treated individually [1]. As long as each loop is stable, which
can be easily guaranteed, the whole control system is stable.
Because of (8), the output d4 of the controller for the neutral
leg is added onto the output of the controller for the rectifi-
cation leg to produce the duty cycle d2 for the rectification
leg. As shown in Fig. 8, the duty cycles d2 and d4 are sent to
comparators to generate the drive signals for Q1 , Q2 and Q3 ,
Q4 , respectively. Note that the same triangle waveform is used
in the two comparators to make sure that the circuit is oper-
ated according to the switching pattern shown in Fig. 7. This
guarantees that Mode 4 does not appear in the positive half cy-
cle of the grid current and that Mode 3 does not appear in the
negative half cycle.
Again, it is worth highlighting that other types of current
controllers instead of repetitive controllers can be used in
the controllers for both rectification and neutral legs. Hystere-
sis controllers and proportional-resonant controllers are strong
candidates to replace the repetitive controller if needed.
V. COMPARISON WITH THE CONVENTIONAL RECTO
In order to facilitate the analysis, V+ , V−, VDC, Ig , I+ , I−,
iN , iL , and iC in the conventional RECTO are denoted as V
′
+ ,
V
′
−, V
′
DC, I
′
g , I
′
+ , I
′
−, i
′
N , i
′
L , and i
′
C , respectively. V+ , V−, VDC,
Ig , I+ , I−, iN , iL , and iC denote the signals in the improved
RECTO.
A. Neutral Inductor LN
1) Current-Stress Reduction: For the conventional RECTO
i
′
L = i
′
N = I
′
g sinωt− i
′
C − I
′
+ + I
′
− (19)
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where I ′+ − I ′− is the current difference of the dual loads R+
and R−. Because i
′
C is controlled around zero, (19) becomes
i
′
L = I
′
g sinωt− I
′
+ + I
′
−. (20)
Obviously, i′L contains a fundamental component I
′
g sinωt and
a dc component −I ′+ + I ′−.
For the improved RECTO
iL = iN − ig = −iC − I+ + I− (21)
where iC is again controlled around zero, and hence
iL = −I+ + I−. (22)
It is clear that iL is a pure dc current without fundamental
components.
It is easy to find out that the maximum absolute values of the
two inductor currents are
|i′L |max = Ig+ | I
′
+ − I
′
− | (23)
|iL |max = | I+ − I− | (24)
respectively. For a fair comparison, the two RECTO are sup-
posed to operate at the same power level, which means I ′+ = I+ ,
I
′
− = I−, and I
′
g = Ig . In this case
|i′L |max
|iL |max =
Ig+ | I ′+ − I ′− |
| I+ − I− |
= 1 +
Ig
| I+ − I− | . (25)
Because of the power balance between the ac and dc sides of
the rectifier
VgIg
2
= V+I+ + V−I− + (V+ + V−)(I − I+). (26)
Since V+I+ , V−I− and (V+ + V−)(I − I+) are not negative
VgIg
2
 V+I+ (27)
which means
Ig
I+
 2V+
Vg
> 2 (28)
because V+ > Vg in order to ensure the boost operation of the
rectifier. Similarly
Ig
I−
 2V−
Vg
> 2. (29)
Because of (28) and (29)
|i′L |max
|iL |max = 1 +
Ig
| I+ − I− | > 3 (30)
is always true. As a result, the maximum current flowing through
the inductor LN is reduced by at least three times in the improved
RECTO. The reduced current stress would lower the tempera-
ture of the neutral inductor, which helps improve the reliability
of the neutral inductor.
Due to the reduced current stress, the inductor size can be
accordingly reduced. Since the inductor size is proportionally
TABLE II
PARAMETERS OF THE SYSTEM
Parameters Values
Grid voltage (RMS) 110 V
Line frequency 50 Hz
Lg 4.4 mH
LN 2.2 mH
C+ 1120 μF
C− 560 μF
R 1470 Ω
R+ 470 Ω
R− 1000 Ω
related to the maximum energy stored in the inductor, if the
same inductance LN is used then the size of the neutral inductor
in the improved RECTO can be approximately reduced [25] by
at least
rL =
1
2 LN |i
′
L |2max
1
2 LN |iL |2max
=
( |i′L |max
|iL |max
)2
> 9 (31)
times. Obviously, the power density of the improved RECTO
can be much higher than that of the conventional RECTO.
The reduction ratio |i
′
L |max
|iL |max is the ratio of the grid current
Ig to the current difference | I+ − I− | plus 1. The higher the
ratio, the more the reduction. When the two load currents are
balanced, i.e., when I+ = I−, the current difference is I+ −
I− = 0. In this case, the neutral inductor LN is only required to
handle the switching ripples and can be reduced significantly.
In other words, the improved RECTO is particularly suitable for
applications with two balanced loads.
2) Selection of the Inductance LN : Following the proce-
dures in [7], the peak–peak switching ripple of the current iL
can be obtained as
iL = V+V−
LN fsVDC
. (32)
If the given maximum switching ripple of the iL isiLmax, then
the required minimum inductance is given as
LN min =
V+V−
VDCfsiLmax . (33)
TheiLmax is often selected as 20% of the dc component in the
current iL , which is I− − I+ here.
In order to clearly demonstrate the reduction of the current
stress presented above, a numerical example is given here, with
the parameters given in Table II. For the references of V+ and
V− set as 200 V and 250 V, respectively, Ig = 4.6 A is used
for calculation after considering power losses. The i Lmax is
selected as 3 A and the resulted minimum inductance L Nmin
is 1.9 mH. In practice, a 2.2 mH inductor is used. In addi-
tion, the maximum values of the two inductor currents are
|i′L |max ≈ 4.78 A and |iL |max ≈ 0.18 A according to (23) and
(24), respectively. This represents the reduction of the current
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Fig. 9. Grid current ig and the voltage vAN during a switching period in a (a)
positive half cycle and (b) negative half cycle.
stress by |i
′
L |max
|iL |max =
4.78
0.18 ≈ 26 times, without affecting the current
stress of the switches.
B. Grid Inductor Lg
According to the modulation strategy shown in Fig. 7, the
waveforms of the voltage vAN and the corresponding grid cur-
rent ig are shown in Fig. 9(a) and (b), respectively, for the
positive and negative half cycles of the grid current.
1) Switching Ripples of ig in the Positive Half Cycle: During
the positive half cycle, a switching cycle can be divided into the
following four parts:
1) during [0, Tp1], the grid current ig increases by igp1
with the rising rate Kp1 = Vg sin ωtLg ;
2) during [Tp1 , Tp2], the grid current ig decreases by igp2
with the falling rate Kp2 = −VDC+Vg sin ωtLg ;
3) during [Tp2 , Tp3], the grid current ig increases by igp3
with the rising rate Kp1 ;
4) during [Tp3 , T ], the grid current ig decreases by igp4
with the falling rate Kp2 .
Clearly, the four peak–peak valuesigp1 ,igp2 ,igp3 , and
igp4 change according to the rising/falling rates and the duty
cycles where
igp1 = Kp1Tp1
igp2 = −Kp2(Tp2 − Tp1)
igp3 = Kp1(Tp3 − Tp2)
igp4 = −Kp2(T − Tp3). (34)
According to the PWM operation of the proposed RECTO
shown in Fig. 7
Tp1 =
d3
fs
=
V−
VDCfs
(35)
Tp3 − Tp2 = d2
fs
=
V+ − Vg sinωt
VDCfs
. (36)
Since the switching frequency is of several orders compared to
the fundamental frequency, the duty cycles d1 , d2 , d3 , and d4 are
constant during a switching period, and the two parts in Mode 2
are approximately equal because of the symmetrical modulating
signal. As a result
T − Tp3 = Tp2 − Tp1
=
1− Tp1 − (Tp3 − Tp2)
2
=
1− d3 − d2
2fs
=
Vg
2fsVDC
sinωt. (37)
Substituting (35), (36), and (37) into (34)
igp1 = V−Vg sinωt
LgVDCfs
igp2 = (VDC − Vg sinωt)Vg sinωt2VDCLgfs
igp3 = (V+ − Vg sinωt)Vg sinωt
VDCLgfs
igp4 = (VDC − Vg sinωt)Vg sinωt2VDCLgfs . (38)
The maximum value of igp1 is given as
igp1max = V−Vg
LgVDCfs
(39)
which is achieved when sinωt = 1.
In addition, igp2 = igp4 . Let dig p 2dt = 0 and it can be
found that, because VDC > 2Vg , the maximum value of igp2
is achieved when sinωt = 1 at
igp2max = (VDC − Vg )Vg2VDCLgfs . (40)
Similarly, let dig p 3dt = 0 and the maximum value of the igp3
can be obtained as
igp3max = (V+ − Vg )Vg
VDCLgfs
(41)
when V+  2Vg , corresponding to sinωt = 1, and as
igp3max =
V 2+
4VDCLgfs
(42)
when V+  2Vg , corresponding to sinωt = V+2Vg .
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2) Switching Ripples of ig in the Negative Half Cycle: Simi-
larly, a switching period in the negative half cycle can be divided
into the following four parts:
1) during [0, Tn1], the grid current ig decreases by ign1
with the falling rate Kn1 = Vg sin ωtLg ;
2) during [Tn1 , Tn2], the grid current ig increases by ign2
with the falling rate Kn2 = VDC+Vg sin ωtLg ;
3) during [Tn2 , Tn3], the grid current ig decreases by ign3
with the falling rate Kn1 ;
4) during [Tn3 , T ], the grid current ig increases by ign4
with the rising rate Kn2 .
Similarly
ign1 = −Kn1Tn1
ign2 = Kn2(Tn2 − Tn1)
ign3 = −Kn1(Tn3 − Tn2)
ign4 = Kn2(T − Tn3) (43)
and
Tn1 =
d1
fs
=
V− + Vg sinωt
VDCfs
Tn3 − Tn2 = d4
fs
=
V+
VDCfs
T − Tn3 = 1− d1 − d42fs =
−Vg sinωt
2VDCfs
Tn2 − Tn1 = 1− d1 − d42fs =
−Vg sinωt
2VDCfs
. (44)
Substituting (44) into (43)
ign1 = − (V− + Vg sinωt)Vg sinωt
VDCLgfs
ign2 = − (VDC + Vg sinωt)Vg sinωt2VDCLgfs
ign3 = −V+Vg sinωt
VDCLgfs
ign4 = − (VDC + Vg sinωt)Vg sinωt2VDCLgfs . (45)
Let dig n 1dt = 0, then the two solutions are sinωt = −1 and
sinωt = − V−2Vg . Then, the maximum value of the ign1 is
ign1max = (V− − Vg )Vg
VDCLgfs
(46)
when V−  2Vg and is
ign1max = V
2
−
4VDCLgfs
(47)
when V−  2Vg .
The maximum of ign2 is achieved when sinωt = −1 at
ign2max = (VDC − Vg )Vg2VDCLgfs (48)
and the maximum of ign3 is achieved when sinωt = −1 at
ign3max = V+Vg
VDCLgfs
. (49)
3) Selection of the Grid Inductor Lg : According to the
above analysis, it is clear that the maximum switching rip-
ples of ig , i.e., the largest one among (39)–(42) and (46)–
(49), depend on V+ and V−. After careful comparison, it can
be found that, when V+  V−, (49) is the largest one and
hence, the maximum switching ripple of the grid current is given
as
igmax = V+Vg
VDCLgfs
. (50)
On the other hand, when V+  V−, (39) is the largest one and,
therefore, the maximum ripple is
igmax = V−Vg
VDCLgfs
. (51)
In other words, the maximum grid-current ripple is
igmax = max{V+ , V−}Vg
VDCLgfs
. (52)
For a given igmax, the minimum inductance required is
Lg min =
max{V+ , V−}Vg
VDCigmaxfs . (53)
4) Comparison With the Conventional RECTO: The switch-
ing ripple of the grid current in the conventional RECTO is
i′g =
V−
VDC
VDC + Vg sinωt
Lgfs
d2
=
1
LgfsVDC
(V+V− − V 2g sin2 ωt)
+
(V+ − V−)Vg
LgfsVDC
sinωt. (54)
In order to extract the maximum value of the i′g , let
di′g
dt
=
−2ωV 2g sinωt cosωt
LgfsVDC
(55)
+
ω(V+ − V−)Vg
LgfsVDC
cosωt
= 0
which means either cosωt = 0 or sinωt = V+ −V−2Vg . For sure,
cosωt = 0 is always achievable. However, sinωt = V+ −V−2Vg is
only valid when |V+ − V−|  2Vg .
When |V+ − V−|  2Vg , the maximum value of i′g is
achieved when cosωt = 0 at
i′gmax =
V+V− − V 2g + |V+ − V−|Vg
LgfsVDC
. (56)
ZHONG AND MING: REDUCING THE INDUCTORS OF RECTIFIERS HAVING TWO OUTPUTS TO IMPROVE POWER DENSITY 8159
The switching ripple of the grid current is reduced because
i′gmax
igmax =
V+ V−−V 2g + |V+ −V−|Vg
Lg fs VDC
max{V+ , V−}Vg
VDCLg fs

V+V− + V 2g
max{V+ , V−}Vg
>
V+V−
max{V+ , V−}Vg
> 1. (57)
When |V+ − V−|  2Vg , the maximum value of the i′g is
achieved when sinωt = V+ −V−2Vg at
i′gmax =
VDC
4Lgfs
. (58)
The switching ripple of the grid current is reduced in this case
as well because
i′gmax
igmax =
V 2DC
4max{V+ , V−}Vg
=
2V+V− + V 2+ + V
2
−
4max{V+ , V−}Vg
 4V+V−
4max{V+ , V−}Vg
> 1. (59)
C. Power Semiconductor Switches
Moving the neutral point from the midpoint of the split capac-
itor as in the conventional RECTO to the midpoint of switches
Q3 and Q4 does not change the voltage stress and the current
stress of the switches. Hence, the selection of the switches re-
mains unchanged. However, the equivalent switching frequency
in the grid current is increased in the improved RECTO, al-
though the four switches are operated at the same switching
frequency. This helps reduce the switching ripple in the grid
current if the same grid inductor is used. Because of the same
switching frequency of switches, the resulted switching losses
should be almost the same for the two RECTO.
VI. EXPERIMENTAL VALIDATION
The improved RECTO was experimentally implemented on a
prototype in the laboratory, which is constructed with insulated-
gate bipolar transistors controlled by TMS320F28335 DSP. The
sampling frequency is 4 kHz and the switching frequency is
19 kHz. The system parameters used for experiments are the
same as those given in Table II. Unbalanced loads and capacitors
are applied to demonstrate the robustness of the system against
parameter variations.
For the later presented experiments, the current ratings of the
2.2 mH neutral inductors should be around 5 A and 0.2 A, re-
spectively, for the conventional and proposed RECTO. In prac-
tice, because of limited available components in the laboratory,
two 1.1 mH inductors rated in 10 A and two 1.1 mH induc-
tors rated in 0.5 A are connected in series to form the required
Fig. 10. Size comparison of neutral inductors used in the conventional (left
inductor) and improved (right inductor) RECTO.
2.2 mH neutral inductors used in the conventional and proposed
RECTO, respectively. The used 1.1 mH inductors are shown in
Fig. 10. In detail, the size of the neutral inductor used in the
conventional RECTO is 5.1× 2.5× 5.5 cm3 , whereas the one
in the proposed RECTO is 0.7× 0.7× 0.8 cm3 . Clearly, the size
of the inductors is significantly reduced by 155 times from 70 to
0.45 cm3 . For fair, it is worth mentioning that this number can
vary for different system parameters but the minimum reduction
is at least nine times in theory because the inductor current is
reduced at least three times for any cases.
A. Steady-State Performance
As shown in Fig. 11, the improved RECTO can work well
under different V+ and V−. For example, the grid current is
well controlled to be clean and in phase with the grid voltage
when V ∗+ = 200 V and V ∗− = 250 V, as shown in Fig. 11(a).
Similar performance can be found in Fig. 11(b) and (c) when
V ∗+ = 200 V and V ∗− = 200 V and when V ∗+ = 250 V and V ∗− =
200 V, respectively. According to the recorded experimental
data, the power factor is always above 0.99.
B. Transient Performance
Fig. 12 shows the transient responses of the improved RECTO
under three scenarios. The first one is a reference change of
the voltage V− from 200 to 250 V, and then back to 200 V,
with R+ = 470Ω, R− = 470Ω, and R = 1470Ω. As shown in
Fig. 12(a), it only took about 280 ms and 160 ms for the two
step changes, respectively.
The second scenario is a change of the load R− from 1940
to 470Ω, and then back to 1940Ω. Fig. 12(b) shows that the
voltage V− does not have noticeable overshoot and the transient
responses only took about 240 ms and 280 ms, respectively, due
to the load changes.
The third scenario is system startup. It is clear that, as shown
in Fig. 12(c), the voltages V+ and V− were quickly built up
to their references, which are 200 V and 250 V, respectively,
without large overshoots. The whole startup process took about
360 ms. The grid current was smoothly increased to charge the
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Fig. 11. Steady-state performance when (a) V ∗+ = 200 V and V ∗− = 250 V;
(b) V ∗+ = 200 V and V ∗− = 200 V; and (c) V ∗+ = 250 V and V ∗− = 200 V.
capacitors C+ and C− at the beginning of the startup process
and then was controlled to reach its steady-state value.
C. Comparison With the RECTO Proposed in [6]
In order to clearly demonstrate the reduction of the current
stress and the switching ripples of the grid current, the results
from the two rectifiers are shown in the left column and the right
column of Fig. 13, respectively, for the conventional RECTO
and the improved RECTO. As shown in Fig. 13(a), the neutral
inductor current iL of the improved RECTO is much smaller.
In order to compare the average values of the two currents,
Fig. 13(b) shows the current iL after applying a 6 kHz filter to
exclude high-frequency components. The maximum absolute
values of the inductor current are around 4.82 A and 0.19 A,
respectively. Therefore, the inductor current is reduced by about
4.82
0.19 ≈ 25 times in the improved RECTO, which is consistent
with the theoretical analysis. Because of the different currents
carried by the neutral inductor, the voltage across the inductor
vLN (excluding high-frequency components) is a dc component
with a fundamental ac component in the conventional RECTO,
while it is a pure dc component in the proposed RECTO as
shown in Fig. 13(b).
Fig. 12. Transient performance: (a) to a step change of the reference V−;
(b) to a step load change; and (c) during system startup.
Fig. 13(c) shows the voltage vAN . In the conventional
RECTO, it changes between V+ = 250 V and −V− = −250 V,
which means the conventional RECTO is operated similar to a
half-bridge converter. However, the voltage vAN in the improved
RECTO changes between 0 and VDC = 450 V during the posi-
tive half cycle and between 0 and −VDC = −450 V during the
negative half cycle. As a result, the improved RECTO is oper-
ated similarly to a full-bridge converter, which matches with the
theoretical analysis in Fig. 7.
In order to verify the switching operation of the RECTO, a
few switching periods of the current ig are chosen and shown
in Fig. 13(d). In theory, the maximum switching ripple of the
ig is achieved when sinωt = 1 for the improved RECTO. As
a result, the chosen periods are around the peak of ig . On the
other hand, the maximum switching ripple in the conventional
RECTO is the higher one between (56) and (58). According to
the system parameters given in Table II, (58) is higher, which
is achieved when sinωt = V+ −V−2Vg ≈ −0.16. As a result, the
chosen periods for the conventional RECTO are around the
point where sinωt = −0.16. It can be found that the maximum
switching ripple of the grid current in the proposed RECTO
is 1.04 A, whereas it is 1.35 A in the conventional RECTO.
Their theoretical values are 1.03 A and 1.34 A, respectively,
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Fig. 13. Experimental results when V ∗+ = 200 V and V ∗− = 250 V: (a) inductor current iL and the voltage vL N ; (b) inductor current iL and the voltage vL N
with a 6 kHz filter applied; (c) voltages vAN , vg , and the grid current ig during a few fundamental periods; (d) voltages vAN , vg , and the grid current ig during a
few switching periods during which the ripple of the grid current reaches its maximum value; and (e) harmonic spectrum of the grid current ig .
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according to (50) and (58). As a result, both values well match
the theoretical analysis. Importantly, the switching ripple of the
grid current is indeed reduced, here, by 1.351.04 ≈ 1.3.
The harmonic distribution of the grid current ig is shown in
Fig. 13(e) according to the recorded experimental data from a
Yokogawa WT1600 power analyzer. The total harmonic distor-
tion (THD) of ig is slightly improved from 1.53% to 1.48%.
VII. CONCLUSION
In this paper, the conventional RECTO has been improved to
reduce the neutral and grid inductors, by moving the neutral in-
ductor away from the path of the grid current. In this case, only
the current difference of the dual loads flows through the neutral
inductor, which is much smaller than the grid current. Accord-
ingly, the current stress of the neutral inductor can be signifi-
cantly reduced. In theory, the inductor current-stress and size can
be reduced by at least three times and nine times, respectively.
For the given example, the inductor current-stress is reduced
by about 25 times. This also changes the operation modes and
modulation strategy of the RECTO as well, which helps reduce
the grid inductor for the same switching ripple. Considering
the reduced neutral inductor, the power density of the improved
RECTO is improved. Note that the voltage, current stress of the
switches, and the other features of the conventional RECTO,
e.g., two outputs and unity power factor, are not affected. Ex-
perimental results have validated the theoretical analysis.
For future research, the following issues will be explored
to further optimize the performance of the improved RECTO:
1) The equivalent switching frequency on the grid inductor is
increased in the improved RECTO, which helps reduce the
switching-frequency ripples in the grid current. However, the
effect of the increased equivalent frequency on differential
EMI needs to be explored. It is expected that a discrete high-
frequency model will be built in order to analyze and compare
the differential EMI for the conventional and improved RECTO.
2) Because of the change of the neutral inductor, the currents
carried by the four switches and also the neutral inductor have
been changed. Since the current carried by the neutral inductor
is significantly reduced, the power loss of the neutral inductor
is expected to be reduced. However, more systemically research
on power losses of each switch and inductor should be con-
ducted to confirm the efficiency performance of the improved
RECTO. Soft switching/three-level techniques may be consid-
ered to reduce power losses.
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